FPGA/CPLD devices don't inherintly have or require clocks so timing can become an issue when you want to talk with a processor or instruction based machines. If we add a clock input like the UP2 has onboard, we can now control timing precisely. This tutorial does just that.
PyroFactor: 
Email This Post